



Sequence 2 A12


Logique combinatoire →



logique seq<sup>Ms</sup>






L'elt de base bascule




R	S	Q
0	0	$Q_{n-1}$
0	1	1 (Set)
1	0	0 (Reset)
1	1	<del>Q = 0</del> <del>R = 0</del>

- $Q=0 \rightarrow Q_{n+1} = 0$
- $Q=1 \rightarrow Q_{n+1} = 1$







J	k	$Q_n$
0	0	$Q_{n-1}$
1	0	1
0	1	0
1	1	$\bar{Q}_{n-1}$




$J=1$   
 $k=1$




(Pr et clk)  $\rightarrow$  entrées assynchrone.  
prioritaire les.

Bascule D.




1 0  
0 1




Copie  
de  
la  
valeur  
de  
D  
  
 $t_{PLH}$

$t_{PLH}$




$t=0$   
 $Q=0$

$E \times 1$





A  $t=0$ ;  $Q=0$





Diviseur  
de freq<sup>ce</sup>

Ex2-4





Ex 2.5




Seq 3

Compteur




$t=0$   
 $Q_A = Q_B = Q_C = 0$



Compteur (Cascade) assign chrono  
Decompteur / Modulo 8 états  
Compteur modulo 5:

100  
~~101~~  
110  
111  
3  
2  
QA QB QC  
101 ←


Computer asynchronous.



limitas.

Computer synchronous

wir [Ex. 3-1]




$Q_C$	$Q_B$	$Q_A$	$J_A = K_A$	$J_B = K_B$	$J_C = K_C$
0	0	0	1	0	0
0	0	1	1	1	0
0	1	0	⋮	⋮	⋮
0	1	1	⋮	⋮	⋮
1	0	0	⋮	⋮	⋮
		⋮			

$J_A = 1 \quad K_A = 1$   
 $J_B = Q_0$   
 $J_C = Q_0 \quad Q_1$   
 $J_D = Q_0 \quad Q_1 \quad Q_2$

Ex3. Systeme synchron.

$Q_3$	$Q_2$	$Q_1$	$Q_0$	$J_0 = k_0$ 1	$J_1 = k_1$ $Q_0$	$J_2 = k_2$ $Q_0, Q_1$	$J_3 = k_3$ $Q_0, Q_1, Q_2$
0	0	0	0	1	0	0	0
0	0	0	1	1	1	0	0
0	0	1	0	1	0	0	0
0	0	1	1				

Ex3.1 . Compteur synch. modulo 16






Ex: 3.2

Diviseur de fréquence  
par 4.

$2^2$



0110

1011

0	0	0	0
0	0	0	0
1	0	0	0
1	1	0	0
0	1	1	0

Registre à décaler

