


Le cours  
reprend

Etat bas

$$V_A = V_{CC} - R I < 0,4 V$$

pour être comprise  
comme tension à l'état bas



①  $V_A = 2V$

②  $V_A = 0,8V$

$$I + 4 I_{IL} = 2 I_{OL}$$

$$I = 2 I_{OL} - 4 I_{IL}$$

$$= 32 mA - 4 \times 1,6 mA$$

Or

si 1 seule porte  
fonctionne  $\Rightarrow$  alors

$$I = I_{OL} - 4 I_{IL}$$


$$= 16 - 6,4 mA$$

$$= 9,6 mA$$

$$V_A = V_{CC} - R I < 0,4$$

$$R > \frac{V_{CC} - 0,4}{I} = \frac{5 - 0,4}{9,6 \cdot 10^{-3}} \neq 480 \Omega$$

Etat haut



$$V_A > V_{IHmin}$$

$$I = 2 I_{OH} + 4 I_{IH}$$

$$V_A = V_{CC} - R I \quad \left. \begin{array}{l} V_{IH} = 2V \\ \text{min} \end{array} \right\}$$

$$R < \frac{5 - 2}{660 \cdot 10^{-6}} = 4,5 k \Omega$$


$$480\Omega < R < 4,7k\Omega \Rightarrow$$

$$\boxed{R = 2,5k\Omega}$$

Rg: de le cas en Etat bas.


# Se'quence 5

- plusieurs param'etres pour interfaçage
- niveau de tension
  - niveau de courant (sortante)
  - puissance, temps de propa (freq.)




$V_{OLmax} < V_O < V_{OHmin}$   
 ⇒ état logique  
 unifié

$V_O$  OUTPUT  
 $V_I$  INPUT



$I_O$  (ou  $I_I$ )



### Ex 5.5

$\rho \approx 81$  poly cours  $= 0 \text{ V} / \text{I}$  pour TTL, CMOS

Définition des sens des courants en TTL


74TTL par ex.

$$I_{IH} = + 40 \mu\text{A}$$


$$I_{OH} = - 0,4 \text{ mA}$$

$$I_{IL} = - 1,6 \text{ mA}$$

$$I_{OL} = + 16 \text{ mA}$$



Courant entrent  $> 0$   
Courant sortent  $< 0$



Si on parle de CI  $\Rightarrow$  compatibilit  assur e  
en tension  
 $\Rightarrow$  source }

$$Source = \min \left( \begin{array}{c} I_{OH} \\ I_{IH} \end{array} ; \begin{array}{c} I_{OL} \\ I_{IL} \end{array} \right)$$

74TTL

$$S_{\text{source}} = \text{min} \left( \frac{0,4 \text{ mA}}{40 \mu\text{A}} ; \frac{16 \text{ mA}}{1,6 \text{ mA}} \right)$$


$\uparrow$   $\uparrow$   
 haut bas

$$= \text{min} (10 ; 10) = 10 > 5$$

$\Rightarrow$  circuit OK

( niveau haut, porte emette de bit 0,4 mA  
 niveau bas, porte emette absorbe 16 mA

$\uparrow$  TTL Non E7



S.1

1) consommation :  $P = U \cdot I$

2)  $P_{\text{haut}} = V_{\text{alum}} \cdot I_H = 7 \cdot 10^{-3} \times 15 = 105 \text{ mW}$

$P_{\text{bas}} = V_{\text{alum}} \cdot I_L = 4 \cdot 10^{-3} \times 15 = 60 \text{ mW}$

3) rapport de S.O.:

$$P = \frac{1}{2} (P_{\text{haut}} + P_{\text{bas}}) = 82,5 \text{ mW}$$


$$= \frac{1}{2} P_H + \frac{1}{2} P_B$$

S.3

h) compression vitesse/conso  $\rightarrow$  facteur de mérité

= retard de propagation  $\times$  consommation

### 5.4 Plage de sensibilité aux bruits :



Haut


$$V_{H(H)} = V_{OH} - V_{IH} = 2,7 - 2 = 0,7V$$

Bas


$$V_{H(L)} = |V_{OL} - V_{IL}| = V_{IL} - V_{OL} = 0,8 - 0,5 = 0,3V$$



5.2



1) Haut -  $(V_{I+1})_{max} = 2,0V \rightarrow$  interruption param.  
 $\rightarrow SU = V_I$   
 $SU > 2V$   
 $L \rightarrow OK$



$$R = \frac{(V_{IL})_{max}}{(I_{IL})_{max}} = \frac{0,9}{1,6 \text{ mA}} = 500 \Omega$$


2.) TTL LS

$$R = \frac{(V_{IL})_{max}}{(I_{IL})_{max}} = \frac{0,6}{0,4 \text{ mA}} = 2k \Omega$$

# Sequência 6

6.3

1.)



- a) → compatibilidade e tensão
- b) → sorteio

	74HC		74LS
Alto	$(V_{OH})_{min} = 4,9V$	>	$(V_{IH})_{min} = 2,0V$
Baixo	$(V_{OL})_{max} = 0,1$	<	$(V_{IL})_{max} = 0,8V$
			OK

$$b) \text{ Sortance} = \min \left( \frac{I_{OH}}{I_{IH}}, \frac{I_{OL}}{I_{IL}} \right)$$

$$= \min \left( \frac{4 \text{ mA}}{20 \mu\text{A}} ; \frac{4 \text{ mA}}{0,4 \text{ mA}} \right)$$

$$= \min ( 200 ; 10 ) = 10$$

$\Rightarrow$  max 10 portes 74LS  
pilotes par 1 HC

2°) Sortie 4000B qui pilote n porte 74LS  
Comp = limite en tension

$$V_{OH \text{ max}} (4000B) = 4,95V > 2V$$

$$V_{OL \text{ max}} (4000B) = 0,05V < 0,8V$$

$\Rightarrow$  OK

$$\text{Sortance} = \min \left( \frac{0,4 \text{ mA}}{20 \mu\text{A}}, \frac{0,4 \text{ mA}}{0,4 \text{ mA}} \right)$$

$$= \min (20, 1) = 1$$

1 seul porte 4000 A  $\rightarrow$  1 seul port  
74LS

3)  $\rightarrow$  pas de pb pour la compatibilité en tension

$$\rightarrow \text{Sortance} = \min \left( \frac{4 \text{ mA}}{200 \mu\text{A}}, \frac{4 \text{ mA}}{2 \text{ mA}} \right) = 2 \uparrow$$


1 HC  $\rightarrow$  2 portes max. 74AS  
pb

- Solutions
- charger les 3 portes AS par des LS
  - charger le porte HC pour AS

$$AS \Rightarrow AS$$


$$\text{Saturacao} = \min\left(\frac{2\text{mA}}{200\mu\text{A}}; \frac{20\text{mA}}{2\text{mA}}\right)$$

$$= \min(10, 10) = 10$$




6.2



⊙ porte ET à collecteur ouvert = 5V



ET



ET




Sortie de NON ET  $\rightarrow$  Base du transistor

•  $V_I = V_{IH} \rightarrow V_{BM} = V_{OL} = L^0 \Rightarrow$  Blocage  
 $I_C = 0 \Rightarrow I_R = 0$

•  $V_I = V_{IL} \rightarrow V_{BM} = V_{OH} = L^1 \Rightarrow$  Saturation  
 $I_C = I_{Cmax}$   
 $V_O = V_{CC} = 5V$   
 $V_O = V_{CC} - R I_{Cmax} = L^0$

a)  $X =$



- quand  $X = SV$  ?  
 si  $I_n = 0$  A°  
 si 3 transistors sont bloqués

$$A \cdot B \cdot C \cdot D \cdot E \cdot F = 1$$


- si 1 seul (au moins) est saturé  $\Rightarrow I_{C_{sat}} = I_n$

1 des 6 entrées  
Vaut 0

$\Rightarrow X \neq SV$   
 $\Rightarrow X = 0$

$$X = A \cdot B \cdot C \cdot D \cdot E \cdot F$$





E lat has eu souk  
 $(V_{OL})_{TTL}$

(4 portes TTL)

$$I_L = 4 \times \underline{1,6 \text{ mA}}$$

$$= 6,4 \text{ mA}$$

$$5 - V_X = R_{RP} I_{RP}$$

$$I_{RP} + I_X = I_{OL}$$

$$\Rightarrow R_P = \frac{5 - V_X}{I_{RP}} = \frac{5 - V_X}{\underline{I_{OL} - I_X}}$$

$$= \frac{5 - 0,4}{30 \text{ mA} - 6,4 \text{ mA}}$$

$$V_X = (V_{OL})_{TTL}$$

$$I_{OL} = 30 \text{ mA}$$

$$V_{OL} = 0,4 \text{ V}$$


$$R_P = 195 \Omega$$

Le cours  
reprend

Etat bas

$$V_A = V_{CC} - R I < 0,4 V$$

pour être comprise  
comme tension à  
l'état bas



①  $\frac{5V}{2V}$

②

$$I + 4 I_{IL} = 2 I_{OL}$$

$$I = 2 I_{OL} - 4 I_{IL}$$

$$= 32 mA - 4 \times 1,6 mA$$

Or

si 1 seule porte  
fonctionne  $\Rightarrow$  alors

$$I = I_{OL} - 4 I_{IL}$$


$$= 16 - 6,4 mA$$

$$= 9,6 mA$$

$$V_A = V_{CC} - R I < 0,4$$

$$R > \frac{V_{CC} - 0,4}{I} = \frac{5 - 0,4}{9,6 \cdot 10^{-3}} \neq 480 \Omega$$

Etat haut



$$V_A > V_{IHmin.}$$

$$I = 2 I_{OH} + 4 I_{IH}$$

$$V_A = V_{CC} - R I \left. \begin{array}{l} V_{IH} = 2V \\ \text{min} \end{array} \right\}$$

$$R < \frac{5 - 2}{660 \cdot 10^{-6}} = 4,5 k \Omega$$

$$480\Omega < R < 4,7k\Omega \Rightarrow R = 2,5k\Omega$$


Rq:

de la cas en Etat bas  $\Rightarrow$  =

$$R > \frac{V_{CC} - 0,4V}{I}$$

$$R > \frac{V_{CC} - 0}{I} = 520\Omega$$



Contrainte plus forte



Séquence 7



7.1 16k x 32

- 1°) Nombre de mots  $16 \times 1024 = 16384$  mots.
- 2°) Nombre de bits par mot: 32
- 3°)  $16384 \times 32 = 524288$  Cellule mémoire.
- 4°) Nombre d'adresses: 16384 adresses.
- 5°) bits d'adresses / logus d'adresse  
 $2^N = 16384 \Rightarrow N = 14$




7.2 4k x 8 mots 8 bits  
4k mots

- 1°) Entrées de data car mots de 8 bits.
- 2°)  $2^N = 4k = 4 \times 1024 = 4096$   $N = 12$  lignes d'adresse.
- 3°) Capacité: 4k octets



7.3

D <sub>7</sub>		D <sub>6</sub>		D <sub>5</sub>		D <sub>4</sub>		D <sub>3</sub>		D <sub>2</sub>		D <sub>1</sub>		D <sub>0</sub>	
1	1	0	1	1	1	1	1	0	1	0	1	0	1	0	1
0	0	1	1	1	0	1	0	0	0	1	0	1	0	0	0
1	0	0	0	0	0	1	0	1	0	1	0	1	0	1	0
1	1	1	0	1	1	0	1	0	1	0	1	0	1	0	1




[A]: 1011

1°) sortie haute impédance

2°) [A] 0111, CS = 0.

→ ED en sortie  
1110 1101.

3°) 0000  
0001  
0010  
.  
.




Ex-7.4

4k \* 8.


- 1) 8 entrées / sorties de données.
- 2) 12 lignes d'adress.

Séquence 8-1



1°) RAM 1k \* 4 bits  
 $2^N = 1024 \Rightarrow [N = 10]$



2°) 1k \* 16 bits



3) 4k or 4kbits



$A_{11}$	$A_{10}$	
0	0	$CS_1$
0	1	$CS_2$
1	0	$CS_3$
1	1	$CS_4$

